数字锁相回路的设计
The Design of Digital Pll
-
摘要: 本文提出了一种采用新型较正网络的数字锁相迴路,它适用于低频(小于1Hz)锁相系统, 具有精度高、动态响应快和频率锁定范围宽等特点.Abstract: In this paper a kind of the digital PLL (phase look-loop) with a new compensating network is presented which can be used in the low frequency (＜1 H) phase locking system. The features of PLL are high precision, quick dynamic response and large locking range.
-
计量
- 文章访问数: 1471
- HTML全文浏览量: 44
- PDF下载量: 895
- 被引次数: 0
下载:
